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 Introduction 
 Ferroelectric materials have two nonzero spontaneous polariza-
tion states in the absence of an applied electric fi eld. The most 
frequently used ferroelectric material class are perovskites 
with the general structure of ABO 3 , where A and B are cations 
(e.g., BaTiO 3 [BTO] and PbZr  x  Ti 1– x  O 3 [PZT]). In PZT, the B 
site can be occupied by either a titanium cation or zirconium 
cation. Perovskites typically undergo a phase transition from 
a nonferroelectric cubic phase at higher temperatures to a 
ferroelectric tetragonal phase at lower temperatures.  Figure 1 a 
shows a PZT crystal in the tetragonal phase. It becomes clear 
that the smaller cation (Ti 4+ or Zr 4+ ) can have two stable positions 
resulting in two opposite polarization states. The blue and the 
green cations in  Figure 1 indicate the two stable positions. 
Please note that the Ti 4+ or the Zr 4+ will occupy one of the 
two positions only. Therefore, the polarization of ferroelec-
trics can be reversed when an external electrical fi eld greater 
than the coercive fi eld  Ec is applied  1  ( Figure 1a–d ). Since the 
polarization reversal process is purely fi eld driven, without 
a suffi cient applied fi eld, the polarization will remain in the 
previously set direction; therefore, ferroelectricity is ideal 
for low-power binary nonvolatile memory having two stable 
states that represent “0” and “1” data ( Figure 1b–c ). All other 
known emerging nonvolatile memory concepts, such as spin 
torque transfer magnetic random-access memory or resistive 
random-access memory, require passing a current through the 
device. Consequently, there is limited effi ciency in the writing 
process, since not every electron that passes through the struc-
ture will contribute to the switching effect.  2  The fi eld-driven 
polarization reversal thus gives ferroelectrics a unique selling 
point for nonvolatile memories. 
 As early as 1952,  3 , 4  the fi rst attempts were made to realize 
memories based on the ferroelectric effect in barium titanate 
crystals. However, to mitigate problematic issues caused by 
the voltages applied to currently unselected cells that are 
connected to the same wordline or bitline of the active cells, 
researchers found that a selector device, which will only be 
turned on if the cell is operated, needed to be added. This pos-
sibility only became available after semiconductor technology 
reached a certain level of maturity in the 1970s and 1980s. The 
resulting “1 transistor—1 ferroelectric capacitor” memory (see 
Figure 2 a ) reached the market in the early 1990s.  5  This success 
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inspired the industry, and by the end of the 1990s and early 
2000s, all major memory companies had programs to develop 
ferroelectric random-access memories (FeRAMs). The primary 
aim was to achieve a device that would have similar perfor-
mance and cell size to dynamic random-access memories 
(DRAMs), yet, at the same time, be nonvolatile. Despite 
some significant advances,6,7 this goal could not be reached 
since scaling down the cell size was hindered by integration 
issues, such as high thermal budget, hydrogen sensitivity, 
and the unavailability of advanced deposition techniques, of 
the complex perovskite or layered perovskite ferroelectrics. 
Ultimately, the required three-dimensional (3D) integration of 
the capacitor became an unsolvable issue8,9 (until the present). 
The technology stalled at the 130-nm process generation10 and 
did not follow the scaling of other technologies into the 20-nm 
regime available today. Therefore, the cost per bit remains 
high, and the technology remained limited to niche applica-
tions where the low-power write operation was an absolute must. 
The resulting high cost was accepted due to the absence of 
alternatives.
Early on, another path seemed attractive. In the FeRAM 
described so far, a ferroelectric capacitor is used as the storage 
device and reading of the stored information is performed by 
evaluating the current response due to switch-
ing (or not switching) the capacitor with an 
applied voltage (see Figure 1d). The ferroelectric 
can instead be integrated into the gate stack of 
a ferroelectric field-effect transistor (FeFET) 
(Figure 3).11 The current in the device is 
modulated based on the polarization of the fer-
roelectric layer. However, this solution had 
additional issues. Since perovskites have a high 
permittivity (in the range of a few hundreds), the 
series connection between the ferroelectric, 
the interface oxide, and the depletion layer 
in the silicon leads to a depolarization field 
across the ferroelectric in the retention case 
were no external voltage is applied, making 
nonvolatility difficult to achieve.12
After four decades of research, nonvolatile 
FeFETs were demonstrated using SrBi2Ta2O9 
(SBT). However, to achieve a reasonable mem-
ory window and mitigate the depolarization 
issue, a thick ferroelectric needed to be used, 
defeating the purpose of better scalability.13 
Therefore, in the time frame from approxi-
mately 2005 to 2011, it seemed that the physi-
cal advantage of ferroelectrics for nonvolatile 
storage would remain restricted to niche applica-
tions such as data logging where frequent over-
writes are required. Industry attention turned 
to other concepts based on resistive change 
such as magnetoresistive memories, phase-
change memories, valence-change memories, 
or electrochemical metallization memories. It 
was clear that the main issue was the complexity of the fer-
roelectric materials (such as the one shown in Figure 1a) that 
could only be overcome in complementary metal oxide semi-
conductor (CMOS) processing under severe limitations, such 
as integrating oxide electrodes to solve reliability issues and 
hydrogen barrier layers to protect the ferroelectric from the 
effects of hydrogen exposure during further processing.
Ferroelectricity in hafnium oxide
In the late 1990s, hafnium oxide became one of the most 
prominent high-k (k represents the dielectric constant or 
permittivity) materials to replace the well-established silicon 
dioxide in metal oxide semiconductor field-effect transistors. 
Hafnium oxide has reasonably high permittivity and bandgap, 
and is stable on silicon.14 In terms of minimum leakage, the 
amorphous phase was preferred in transistors that became 
available in 2007.15 However, crystalline phases of HfO2 (see 
Figure 1e) have higher permittivity than the amorphous phase. 
Among these, the monoclinic (space group: P21/c), the tetrag-
onal (space group: P42/nmc), and the cubic (space group: Fm3m) 
phases can be formed under reasonable conditions. They have 
permittivities of 22, 46, and 36, respectively (Figure 1e).16 In 
bulk material, the monoclinic phase is the stable phase at room 
Figure 1. (a) Perovskite crystal illustrating the two potential stable positions (blue and green 
circles) of a central cation (e.g., Ti4+ or Zr4+ in Pb(Zr, Ti)O3). (b) Corresponding diagram of 
the free energy, U, as a function of the polarization, P. (c) Resulting polarization, P, as a 
function of the electrical field, E, for a ferroelectric capacitor indicating the pulses that 
need to be applied for writing and reading. The green and blue color of the hysteresis in 
(c) correspond to the blue and green positions of the central cation, as shown in the  
(a) perovskite crystal. (d) When the reading pulses are applied, a current will flow according 
to the previously stored state. (e) Different crystal structures detected in thin hafnium oxide 
films. The orthorhombic structure can be observed under conditions that are typically 
located between those that establish the tetragonal/cubic phase and the monoclinic phase. 
The green arrows indicate the possible movements of the oxygen ions between the two 
possible stable configurations. Note: Ec+, positive coercive field; Ec–, negative coercive field; 
P+, positive remanent polarization; P–, negative remanent polarization.
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temperature and 1 atm, and it transforms to the tetragonal and 
cubic phase at 1973 and 2773 K, respectively.
The tetragonal or cubic phase induced by doping in hafnium 
oxide has been studied intensively. Boescke first observed a 
clear fingerprint of ferroelectricity in silicon doped hafnium 
oxide samples with doping concentrations in the few percent 
range.17,18 Since this discovery was unexpected, researchers 
initially used different evaluation techniques to experimentally 
prove that the ferroelectric hysteresis does not originate from 
artifacts such as leakage19 or charge trapping. Piezoelectricity20 
and pyroelectricity21,22 have been demonstrated as well. 
Additionally, it was shown that different dopants such as Si,17 
Y,23 Al,24 Zr,25 and others26,27 can induce ferroelectricity. Even 
in undoped Hf O2,28 it is possible to achieve ferroelectricity by 
further reducing the film thickness and choosing proper pro-
cessing conditions. From the beginning, it was speculated that 
the noncentrosymmetric orthorhombic Pca21 phase could be 
responsible for this behavior.17,18
However, with standard methods such as x-ray diffraction, a 
bulletproof verification of the orthorhombic phase in a mixture 
of monoclinic and tetragonal phases could not be achieved. 
Sang et al.29 used position averaged convergent beam elec-
tron diffraction analysis to prove that the orthorhombic Pca21 
phase is present in ferroelectric hafnium oxide. 
Using this knowledge in modeling makes 
identification of phase fractions more conven-
ient.30 Nonetheless, the factors leading to the 
formation of the orthorhombic phase are still 
not clear. Many factors such as stress, grain 
size, and doping may play a role. Materlik et al.16 
proposed that surface energy can be the most 
important factor, based on the fact that the 
gain in free energy of these factors is not suf-
ficient to explain the stabilization of the ortho-
rhombic phase and why the stabilization works 
much better in thinner films.31 Park et al.32 
recently compared this model to experimental 
data in hafnium zirconium oxide. It was found 
that the basic experimental trends with respect 
to film composition confirm the model, but 
the best composition to achieve ferroelectric 
behavior is shifted to a different Hf:Zr ratio. 
Moreover, the observed increasing monoclinic 
phase fraction with increasing annealing tem-
perature could not be explained.33 This points 
to the conclusion that not only thermodynamics, 
but also kinetic effects, need to be considered 
to explain the physical origin of the formation 
of the orthorhombic phase.33
Although not all controlling parameters are 
understood in detail, it is now established that 
ferroelectricity can be reproducibly achieved 
in thin hafnium oxide-based films in the thick-
ness range of 5–30 nm, thus it is suitable for 
further device development. As shown in Table I, 
ferroelectric hafnium oxide doped with various dopants has one 
order of magnitude higher Ec and similar polarization com-
pared to ferroelectric perovskites. Ec is even higher than that of 
the polymer ferroelectric poly(vinylidene fluoride). Additionally, 
the permittivity is much lower than in perovskites, which is 
an important aspect in reducing the depolarization field in the 
FeFET.
FeRAMs
The most straightforward way to realize a ferroelectric memory 
is to use the DRAM architecture, replacing the dielectric by 
a ferroelectric and pulsing the plate line instead of keeping it 
grounded (see Figure 2a). This modification is necessary since 
in the ferroelectric capacitor, compared to DRAM where the 
electrical field is supplied by the charged capacitor, the stor-
age is maintained at 0 V and the capacitor needs to be actively 
driven via the plate line to read the stored polarization (see 
Figure 1d). To increase the signal, in the early days, two such 
cells, where one is written into the direction that should be 
stored (e.g., 0) and the other is written into the opposite direction 
(e.g., 1), were combined to realize one bit. Later, the second 
cell was replaced by one reference cell for a large number of 
cells in order to save space. The first products appeared on the 
Figure 2. Realization of nonvolatile random-access memories (RAMs) using ferroelectric 
and antiferroelectric hafnium oxide. (a) Circuit diagram of conventional ferroelectric 
random-access memory (FeRAM), using (b) ferroelectric hafnium oxide to overcome the 3D 
integration challenge. (Left) Transmission electron microscope image of the cross section 
of 10-nm aluminum-doped hafnium oxide in a 3D structure; (right) hysteresis for the 3D 
structure (blue) and a planar structure having the same projected area A*B (green). The 
orthorhombic hafnium oxide structure in the inset of the left figure indicates the required 
crystal phase and is explained in Figure 1e. (b) Reprinted with permission from IEEE.68 
(c) Antiferroelectric memory concept to overcome the limitations in cycle endurance and 
low-voltage operation. The dotted hysteresis loop shows the original antiferroelectric 
hysteresis. The solid hysteresis loop shows the hysteresis after it was shifted by a built-in  
voltage using electrodes with different work functions. The circles marked “0” and “1” on the 
solid hysteresis loop indicate the two states used for information storage. The tetragonal 
hafnium oxide structure in the inset indicates the required crystal phase and is explained 
in Figure 1e. Red spheres represent oxygen anions, and blue spheres represent hafnium 
cations; green arrows indicate the possible movements of the oxygen ions between the 
two possible stable configurations. Note: FE, ferroelectric; BL, bit line; WL, word line; 
PL, plate line; CBL, bit-line capacity; PR, remanent polarization.
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market as early as 1993,5 and today, advanced products use 
130-nm technology.10 However, further success beyond niche 
markets is hindered by the fact that a 3D capacitor has not 
been practically realized using perovskite materials.8,9
With ferroelectric hafnium oxide, the full advantages of 3D 
integration can be attained34 (see Figure 2b). However, now, 
the high coercive field of ferroelectric hafnium oxide is the 
limiting factor. On the one hand, device operation at low oper-
ating voltages is challenging. On the other hand, field cycling 
uses fields close to the breakdown value, limiting the device 
endurance with respect to the number of possible switching 
cycles.35 Note that due to the destructive read in the FeRAM 
concept, read cycles also contribute to the total number of 
endurance cycles. Moreover, effects like wakeup (increase in 
remanent polarization during the early stages of cycling) and 
fatigue (reduction in remanent polarization for 
high cycle numbers) still need to be engineered 
to levels as those found in perovskite ferro-
electrics.36,37 The issue of operating at low 
supply voltage can be tackled by engineer-
ing the coercive field. To date, the fabrication 
parameters have been observed to have only 
weak influence on the coercive field. An oxide 
thickness as low as 5 nm was fabricated with 
good electrical parameters.38 Attempts at fur-
ther lowering the thickness were also made,39 
although it is challenging to verify the fer-
roelectricity in the case that leakage becomes 
dominant.40
Our understanding of endurance has also 
significantly progressed in the last three to 
four years,41 though much can still be learned 
from the optimization of lead zirconium 
titanate.42 Recently, another approach has 
been proposed to increase the endurance in the 
1-transistor-1-capacitor (1T-1C) architecture. 
When stabilizing ferroelectricity in hafnium 
oxide by dopants with radius smaller than that 
of Hf and at doping concentrations higher 
than the optimum to achieve ferroelectricity, 
a pinched or antiferroelectric hysteresis is 
observed.17,24,26,31 (see Figure 2c; dotted line). 
Specifically, in the hafnium-zirconium-oxide 
system, this behavior is even observed for 
pure zirconium oxide.43 The cycling endur-
ance for such a structure is much higher compared to that of 
the ferroelectric case.44 However, since there is no remanent 
polarization, PR, when the electrical field is removed, the sys-
tem is not nonvolatile. Pesic et al. proposed the use of a bias 
field that can be generated by either electrodes with differ-
ent work-function values44,45 or additional fixed charges or 
dipoles placed inside the dielectric stack.46 They verified this 
possibility using capacitor test structures.44–46 The advantage 
of this approach is that now the cycling is performed between 
a polarized and an unpolarized state. As a result, the apparent 
coercive field is cut in half, and the endurance is drastically 
improved. Antiferroelectric hysteresis was also observed in 
dielectric stacks similar to those used in state-of-the-art DRAM 
capacitors,45 making this a possible extension of today’s DRAM 
technology toward a nonvolatile RAM memory.47 Thus, ferroelec-
tric hafnium oxide can over-
come the scaling limitation of 
FeRAMs since mature atomic 
layer deposition processes 
exist that allow deposition of 
material on high-aspect-ratio 
capacitors. However, the high-
er Ec imposes additional chal-
lenges. Material engineering 
or an alternative approach 
Figure 3. Ferroelectric field-effect transistor (FeFET) as (a) a concept and (b) transmission  
electron microscope micrograph of the FeFET cross section realized in a 28-nm 
complementary metal oxide semiconductor process. The different layers in the gate stack 
are indicated on the right.53 Note: MW, memory window.
Table I. Comparison of coercive field, Ec, and switched polarization charge, 2PR, for strontium bismuth 
tantalate (SBT), lead zirconium titanate (PZT), poly(vinylidene fluoride):tetrafluoroethylene (PVDF-TRFE), 
and doped hafnium oxide.
SBT (Sr2Bi2TaO9) PZT PVDF-TRFE Doped HfO2
Coercive field EC in MV/cm 0.05 0.1 0.5 0.8–2
Switched charge (2PR) in μC/cm2 15–25 30–60 10 30–60
The values given for the doped hafnium oxide span the range that have been observed using different dopants such 
as Si, Al, Y, La, as well as mixed crystals from Hf and Zr.
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using the antiferroelectric hysteresis are possible options to 
overcome these limitations. To date, no fully integrated 1T-1C 
FeRAM array structures have been reported and research has 
been mainly carried out on capacitor test structures.
FeFETs
The main issues of a 1T-1C memory cell can be overcome if 
the ferroelectric is integrated into the gate stack of a FeFET 
(Figure 3a), as explained in the Introduction section.11 Assuming 
an n-channel transistor and high enough polarization that if 
oriented in a way that the negative charge is close to the chan-
nel and the positive charge is close to the gate electrode, the 
channel will be in accumulation mode. We can also assume 
that if the polarization is the other way around, then the chan-
nel will be in the inversion condition. If we start in the OFF 
state and the gate voltage is swept to a point where the posi-
tive coercive field of the ferroelectric is reached and finally 
exceeded, the channel will turn on. When sweeping back 
beyond the point where the negative coercive field is reached, 
the channel will be switched OFF again. Therefore, if the 
positive coercive field Ec+ and negative coercive field Ec– (see 
Figure 1c) have the same absolute value Ec, the memory window 
(MW) (the difference between the two threshold voltages of 
the device for the two different polarization states) is given 
by the difference between the voltages where the respective 
coercive fields are reached:48
 2 .= ⋅ ⋅MW E dc Fe  (1)
Here, dFe is the thickness of the ferroelectric film.
It should be noted that Equation (1) was deduced using a 
simplified picture. In practice, deviations from the previously 
discussed assumptions and the depolarization fields discussed 
later need to be considered. However, the consequence that the 
maximum attainable memory window is limited by the coer-
cive field holds true and is important. Hence, the high coercive 
field of hafnium oxide ferroelectrics is actually a benefit rather 
than a drawback.
Using perovskites, much thicker ferroelectric films would 
be needed to achieve the same memory window, which limits 
scalability. Only for remanent polarization of the ferroelec-
tric that is too low to cause sufficient electrical field can we 
expect a significant influence of the remanent polarization on 
the memory window.48 Eventually, the remanent polarization 
will influence the effective gate overdrive of the device, and 
therefore, will influence the ON current.48 Because of threshold 
voltage shifts during polarization switching, a lower subthreshold 
swing, compared to a nonferroelectric transistor that has the same 
effective gate dielectric thickness, can be achieved. The sub-
threshold swing is the voltage swing that is required to change 
the transistor current by one order of magnitude and describes 
the ability to efficiently switch the transistor between the ON 
and OFF states. However, if the effect is not a consequence 
of a stabilized negative capacitance effect,49 the polarization 
reversal would lead to a switching hysteresis.
In the transistor, a serial capacitor consisting of not only the 
capacitance of the depletion layer in the semiconductor, but also 
the unavoidable interface oxide between the channel and the 
ferroelectric, is an integral part of the structure. This series con-
nection means the voltage that has to be applied to the device 
for polarization switching is increased compared to the case of a 
pure ferroelectric capacitor, and in the case of no applied electri-
cal field (e.g., the case of retention), an increased internal depo-
larization field will be the consequence.12 Since perovskite-based 
ferroelectrics have permittivity in the range of a few hundreds, 
a large thickness is required to balance this inherent capacitive 
divider. The much lower permittivity of hafnium oxide is beneficial 
here, and additionally, the high coercive field helps to stabilize 
the polarization in the retention case.50 Therefore, hafnium- 
based ferroelectrics seem to be favorable to realize FeFETs.
The first demonstrations occurred in 2011.51,52 In 2012, it 
was verified that use of ferroelectric hafnium oxide can close 
the scaling gap between FeFETs and conventional FETs.53 
Encouraged by this work, in 2016, the first fully integrated 
technology, where FeFET memory arrays were embedded in 
a 28-nm CMOS process, was demonstrated54 (Figure 3b). One 
year later, scaling to 22-nm fully depleted silicon-on-insulator 
technology together with further advances in the performance 
of the memory arrays were shown.55
Thus, the vision of realizing nonvolatile memories based 
on FeFETs has moved to realization much faster than in the 
previous 30 years of research. However, memories are not the 
only application for FeFETs. Salahuddin and Datta49 proposed 
the concept of negative capacitance transistors in 2008 to 
overcome the so-called Boltzmann tyranny. This means that 
the subthreshold slope of FETs are limited to 60 mV/decade 
at room temperature, therefore, scaling of the supply voltage 
is limited. This concept makes use of stabilizing the ferroelec-
tric in the negative differential capacitance region between the 
two stable polarization states by using a suitable dielectric 
capacitor in series. The negative differential capacitance region 
is caused by an energy barrier giving rise to a negative change 
in charge with changing voltage (see Figure 1b). Eventually, 
the stabilized negative capacitance will lead to a voltage boost 
on the internal node between the ferroelectric and the transistor 
dielectric. Consequently, a smaller subthreshold swing together 
with a higher ON current is possible.56
Again, the integration challenge of combining ferroelectrics 
with CMOS processes needs to be overcome and ferroelectric 
hafnium oxide seems to be the material of choice for such 
devices. Initial device demonstrations have been shown,57,58 
although the issue of stabilization of the negative capacitance 
state remains to be resolved. As a first step, the transient negative 
capacitance was observed.59 However, the exact boundary condi-
tions for stabilizing the negative capacitance operation region are 
still under scientific debate and need clarification.60–62
Summary and future prospects
From a physical viewpoint, ferroelectrics are an almost ideal 
candidate for binary nonvolatile memories, since they have a 
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field-driven switching mechanism. However, the complexity 
of the traditional perovskite materials and the resulting diffi-
culties to integrate them into the CMOS process has hindered 
the fast scaling of such devices. The unexpected discovery 
of ferroelectricity in doped hafnium oxide has completely 
changed this picture, because hafnium oxide is a standard 
material in CMOS processing, with manufacturing processes 
available for different scenarios.
From an electrical parameter point of view, ferroelectric 
hafnium oxide differs from perovskites in having a much 
higher coercive field, Ec, and a much lower permittivity. When 
using the material in the traditional 1T-1C ferroelectric RAM 
configuration, the high coercive field imposes challenges 
with respect to low-voltage operation and cycling endurance. 
Antiferroelectric memory has been proposed to overcome 
these limitations. When integrating ferroelectric hafnium 
oxide into the gate stack of a transistor, resulting in a FeFET, 
both aspects give this material a competitive edge. The devel-
opmental progress of FeFETs has significantly increased by 
the adoption of ferroelectric hafnium oxide.
Nevertheless, achieving a cycling endurance beyond the level 
of conventional charge-based nonvolatile memories remains a 
challenge.39,63 Different strategies have been proposed to over-
come these limitations64 and encouraging results have recently 
been published.65 The fact that differently optimized FeFETs 
are also an option to make steep subthreshold devices by sta-
bilizing the negative capacitance region has further inspired 
the research and development of such devices. Finally, fer-
roelectricity is a material property that is accompanied by 
piezoelectricity and pyroelectricity.1,20,22 These properties open 
the path toward integrated sensors, actuators, and energy-
harvesting functionalities, and these are only in the early stages 
of exploration.21,66,67
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42. F.P.G. Fengler, M. Pešić, S. Starschich, T. Schneller, C. Künneth, U. Böttger, 
H. Mulaosmanovic, T. Schenk, M.H. Park, R. Nigon, P. Muralt, T. Mikolajick, 
U. Schroeder, Adv. Electron. Mater. 3, 1600505 (2017).
https://doi.org/10.1557/mrs.2018.92
Downloaded from https://www.cambridge.org/core. SLUB Dresden, on 15 Apr 2020 at 13:13:35, subject to the Cambridge Core terms of use, available at https:// .cambridge.org/core/terms.
FERROELECTRIC HAFNIUM OXIDE MEMORIES
346 MRS BULLETIN • VOLUME 43 • MAY 2018 • www.mrs.org/bulletin 
43. J. Müller, T.S. Böscke, U. Schröder, S. Mueller, D. Bräuhaus, U. Böttger, L. Frey, 
T. Mikolajick, Nano Lett. 12, 4318 (2012).
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